Altera_ForumHonored Contributor14 years agoFIFO output BigEndian or LittleEndian! hi,when using FIFO of LPM,output width is made different from input width,if I make input[63:0] and output[7:0],the waveform shows that the output starts from the LSB of the input ,ie,[7:0]、...Show More
Altera_ForumHonored Contributor14 years agoSwap the byte-order at the input to the FIFO. Regards, Thomas
Recent DiscussionsVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdcDoes the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)Timing Slacks inside Altera IP