Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorFIFO issues
Hello all, I've been working on a project involving the Altera FIFOs and things seem to be largely well. We've encountered one significant problem however and have had no luck debugging it. ...
Altera_ForumHonored Contributor
Honored Contributorwrclk and rdclk must be feeded by a real clock signal, and you must use the enable to control the read/write
