Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Error with Ethernet Design

I followed the instruction from the course "10/100/1000 Mb Ethernet Design with Altera Transceiver Devices: Introduction (OTSE1116)", and I got this error: Error: System.altera_ethernet_1: al...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

i don't think the two problems are related, you've moved past the multiplier problem to an on chip RAM problem. you can see the hierarchy path is different

i don't know a lot about the TSE Ethernet core, but i would open it up and try and decrease the buffer sizes to use less on chip RAM

as you can see, the CIVGX15 is a very small device