Altera_ForumHonored Contributor17 years agoError when synthesising SignalTap embeded project. Hi, When I compile my project that uses SignalTap, there is an error like this: Internal Error: Sub-system: AMERGE, File: /quartus/atm/amerge/amerge_incr_tap.cpp, Line: 4711 Instance name m...Show More
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts