Altera_ForumHonored Contributor14 years agoerror in simulation i have attached my code. error is during synthesis,it says that metavalue detected,turned to null.and gives null output.:cry: nwlut.vhd404 KB
Altera_ForumHonored Contributor14 years agoyou cannot have the clock holding 1, it has to toggle, like a clock.
Recent DiscussionsCannot access SSLC portal for Questa LicenseWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal ModelAGMF039R47A1E2V Compact Thermal ModelSolved