Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorError in signal assignment with VHDL
I'm trying to create a simple register connected to a 8-width bidirectional bus. But when I read a value from this bus and write it back, some of these bits receive don't care value, while others are...
Altera_ForumHonored Contributor
Honored Contributoryes, you could do that - but why do you need an inout bus at all? why cant you have separate data_in and data_out?
