Forum Discussion

New Contributor

6 years ago

EMIF TOOLKIT failure, see screenshot. Added Hard Memory controller to design, but calibration results show a failure in the EMIF toolkit. what is the source of the error?

we integrate a HMC (Hard Memory Controllers) in our design. Each such HMC is connected to 40bit DDR3 bus where 32bits used as data and additional 8 bits used for ECC. We try to check the calibration ...

sstrell

Super Contributor

6 years ago

What is your target device? Did you enable EMIF Toolkit accessibility when you parameterized the IP?

Also, you can find much more up-to-date documentation here:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/external-memory-interfaces-support.html

#iwork4intel

ALee11

New Contributor

6 years ago

I'm using USB blaster II indeed. I'm working w/ Cyclone V E family w/ HMC, so no ARM cortex

Is the cyclone V E device supported? according to this, the cyclone V SOC is not supported, so I am wondering if the E is supported.

section 17.5 of this doc https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/external-memory/emi_ip.pdf

Forum Discussion

EMIF TOOLKIT failure, see screenshot. Added Hard Memory controller to design, but calibration results show a failure in the EMIF toolkit. what is the source of the error?

Recent Discussions

Regarding Power-Up Sequence for Agilex 5

Power-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices

Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations

How to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?

Agilex 3 PLL in Source Synchronous mode ?