Forum Discussion
Altera_Forum
Honored Contributor
14 years agoThanks, kaz
The rest of the design is synchronous, the alu is just the data path between regs/rams. It seems lik using a mux to select add/sub: compare: and/or/xor used more resources but using wires put the functions in a single lut per bit.