Forum Discussion
Altera_Forum
Honored Contributor
17 years agoThe FIFO cells are physically implemented in the FPGA RAM blocks but its cells are never addressable in a one-by-one fashion like in a RAM, you can only write to the last address and read from the first one.
Once you have physically created you RAM interface in your design, you ar free to use the ANSI C function to allocate your memory.