Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

dsp builder

hello everyone I use dspbuilder design a project. I just want use it design a subsystem. But the signalcompile create a project(including the top level). How can I use dspbuilder create a VHDL f...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

you need to look at things like time division multiplexing/serializing the multiply and accumulate of the filter, or using constant coefficient multiplies in LEs

DSP Builder Advanced Blockset or FIR Compiler II are really good at this sort of thing