Altera_ForumHonored Contributor15 years agoDrive DDR2 mem_clk using PLL ClkOut Pins Hi all, this is my first time posting in AlteraForum so please be lenient if I am currently violating posting regulations. I will absorb all feedback since I plan to be back here often. So my i...Show More
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew