Altera_ForumHonored Contributor14 years agoDrive DDR2 mem_clk using PLL ClkOut Pins Hi all, this is my first time posting in AlteraForum so please be lenient if I am currently violating posting regulations. I will absorb all feedback since I plan to be back here often. So my i...Show More
Recent DiscussionsAgilex 5 PowerAgilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bitCyclone 10 LP's Extended Industrial partsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredQuartus Pro simulation libraries for Riviera Pro