Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributordoubt in design
sir i want to store 32 datas,output of some block,each 14 bit wide, in a ROM.how can i store the datas in rom after calculation instance after that generation block??? i have attched a sample design ...
Altera_ForumHonored Contributor
Honored ContributorAre you talking about compile-time or run-time calculations? ROM data can be only set at compile-time (during synthesis), if the ROM is inferred in VHDL or Verilog and the respective language syntax for initialization constructs is used.
