DMA Flow Control - Memory to Avalon MM Peripherals

Hello, Still rather new to FPGA design, and I had a question about implementing a DMA controller. If a DMA transfer is coordinated from a incrementing memory location to a simple MM-Slave...