DMA doesn't write due to high write waitrequest

I have an SOPC builder system that implements the design sample in ug_pci_express.pdf but with a different BAR setup and address bases. I've modified the testbench to reflect this, however I'm runnin...