division 2 integer value and output to the output reg

Hi, Is it can not direct using the division '/' in verilog?.. I notice that the result of division between two integers number and stored in the out reg gives red color words shown in Signal Ta...