Altera_ForumHonored Contributor12 years agoDifferent outputs with different delays Hi every, I am using this code for providing 20 clock cycle delay in the output. the process is when the valid data become 1, the counters start counting and after 20 clock cycle the output w...Show More
Altera_ForumHonored Contributor12 years agoThank you Cris, Could you please be more specific. Where am I wrong?
Recent DiscussionsFPGA issue on electronic boardMAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerMax10 FPGA Programming with .pof fileAbout ALTIOBUF simulation