Forum Discussion
Altera_Forum
Honored Contributor
9 years agoDetect high impedance on the input pin
Hi to all, for my little project, I need to manage the output pin of any FPGA placing them at high impedance. This is not a problem, I can do it with MAX10 and Cyclone IV. However I would ...
Altera_Forum
Honored Contributor
9 years agoAnother idea is to use an "oscillating" bus hold. Use the inverted latched input value as driver for a resistor to the input as programmable pullup/pulldown. In case the external Pin is tristate you have implemented a toggle flipflop with f/2 this way.
In case the external Pin is push/pull you get "1" or "0". The disadvantage is that you need two Pins for this ...