Forum Discussion

JScho6's avatar
JScho6
Icon for Occasional Contributor rankOccasional Contributor
7 years ago

Detailed re-configurable PLL data description for Cyclone 10?

Hi, we're designing a scan rate converter and scaler with an Intel Cyclone 10 FPGA. The output pixel clock shall be configurable, and we've solved a bit of the puzzle, but not all of it yet. As the...
JScho6's avatar
JScho6
Icon for Occasional Contributor rankOccasional Contributor
7 years ago

At first sight, this looks like a transcript of the PDFs we already have.

The employee on this topic has a day off today, and yesterday was a holiday in this part of Germany. We'll take a closer look on Monday.

greetings,

Jens