Design with Logic Lock region cannot fit anymore Error (18999): Placement cannot find a legal solution

Using LL limits placement options for the Fitter. Before choosing to use LL regions, try compiling with no LL regions set. See what you get for a placement from the Fitter. Then, if you are still having timing issues, look at other solutions, such as verifying your timing constraints and using optimization settings before looking at LL regions. If you still want to use LL regions for organization or to force logic to a certain part of the chip, try creating a floorplan similar to what the Fitter selects on its own when no regions are enabled. Floorplanning is more of an art than a science so it can be difficult to find a working floorplan for a high-speed design. Unless you really need to use them (such as for flows that require them like partial reconfiguration), there's not as much reason these days to use them. The Fitter does a pretty good job on its own.

#iwork4intel