Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorDelaying 1 cycle in my clock
I am new to the CPLD design. Can I use a buffer to delay my clock just for one cycle then in Quartus II's megafuction? Or is there a clock delay megafuntion in Quartus II library?
Altera_ForumHonored Contributor
Honored ContributorI have a signal coming in from the external source that is trigger base on the input clock’s positive edge. I would like to shift the input clock cycle’s one cycle so that I can delay one clock cycle later to match my process time in the CPLD.
