Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Dedicated clock routed globally to PLL

Hello all, I'm currently developing a project with a display driving IP-core supplied by a manufacturer. The IP-Core utilizes two PLL's for DDR2 memory, while I also use one PLL for LVDS deseri...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Fixed it by deleting the db and temp folders in the project. Fixed several other errors too.

Shame on you Altera for not having a clean function.