Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Debugging interface issue on FPGA

Hi, I have a data processing module that takes only clock and reset as input and generate an expected sequence of data. When this design is tested in stand-alone mode, it works fine. But when i...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

I was curious to know if any of the users faced a problem with Quartus where their design works fine in stand-alone mode and when integrated in a bigger system it fails. Assuming that the design has no problems and all the reports are clean.

--- Quote End ---

I've designed lots of systems, and if they work in simulation, are correctly constrained for timing, synthesize and meet timing, then I can not recall any failures in hardware. If the tools are used correctly and the hardware is designed correctly, then designs downloaded to the hardware work.

Cheers,

Dave