Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

DE1SOC max. GPIO Header Frequency

Hi, I have a short question. What is the maximum frequency on the DE1SOC board on the 2 GPIO headers "GPIO 0" and "GPIO 1". In the user manual I can't find it. I want to merge two FPGAs. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

It also depends a lot on the type of I/O you want to drive. The maximum frequency will be lower for 3.3V LVTTL/LVCMOS, for example, compared to SSTL or HSTL signaling. Also depends on whether you employ the on-chip termination (OCT) or not. And how the traces are routed on the PCB (ie, are they routed as 50ohm impedance traces, or just simple non-controlled impedance links).