Altera_ForumHonored Contributor9 years agoDDR3 simulation for ArriaVSX hello there. I have a question. I am simulating DDR3 IP-core. I found README.txt in "*example_design/simulation" directory. I tried to simulate IP core and example design accordi...Show More
Altera_ForumHonored Contributor9 years agohy thanks Jens. well, it is bad. I want them to fix the problem.
Recent DiscussionsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customer