Altera_ForumHonored Contributor9 years agoDDR3 simulation for ArriaVSX hello there. I have a question. I am simulating DDR3 IP-core. I found README.txt in "*example_design/simulation" directory. I tried to simulate IP core and example design accordi...Show More
Altera_ForumHonored Contributor9 years agohy thanks Jens. well, it is bad. I want them to fix the problem.
Recent DiscussionsDO-254 Cyclone10LP / CycloneVCyclone 10 LP's Extended Industrial partsBidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the nodeObsolescence issuesAvalon-ST configuration with Agilex 3 fails