Forum Discussion

Honored Contributor

9 years ago

DDR3 calibration fail (Cyclone V + Micron DDR3 + Uniphy + NiOS)

Dear All, help me please in a trouble. I have a custom board with cyclonev (including Hard-IP DDR) and DDR3 (mt41j128m16jt-125). In quartus ii v14.1.0 (64bit) I created SoC (NIOSII + block ram ...

multiple-attachments.zip36 KB

Altera_Forum

Honored Contributor

9 years ago

Perhaps you can check the link below:

http://www.alterawiki.com/wiki/uniphy_external_memory_interface_debug_toolkit

calibration failure can be caused by a lot of different possibilities so unfortunately you'll have to narrow it down

Forum Discussion

DDR3 calibration fail (Cyclone V + Micron DDR3 + Uniphy + NiOS)

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information