DDR2 read capture timing violated

Hello, I'm working on a design that is going to use a Arria II FPGA (EP2AGX125EF35C6) , SDI, and two DDR2 chips. In my current quartus ii project, including two main altera IP core, that is S...