Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

DDR2 RAM with ALTMEMPHY Conroller ?

Hi all, I am trying to initialise my DDR2 ram(MT47H128M16RT-25E) in a custom designed board with a cyclone iv FPGA(). I am using ALTMEMPHY controller to connect to the external DDR2 SDRAM ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Hi,

Have you had a look through this document:

http://www.altera.com/literature/hb/external-memory/emi_altmemphy_ref_debug_toolkit.pdf

Lots of useful suggestions there. When I had a similar problem I built a stripped down design around the example design produced by the DDR2 megafunction and turned on the debug. Included the JTAG interface and then I could see at what stage it fell over during PHY initialization and calibration. Very useful. Is the board custom or one of the development kits. If custom, are you sure you have a termination correct?

Mark.