Altera_ForumHonored Contributor17 years agoddr2 high performance ip core i am designing PCI2DDR2 interface i want to use the ip core with CycIII device. does the core support ECC thats less then 64 bit? the PCI data is 32 bit i am going to interface 10 DDR2 compone...Show More
Altera_ForumHonored Contributor17 years agoare you sure i can share DQs? should i need to change somthing in the ODT for that?
Recent DiscussionsVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerIBIS models GTS banks agilex 5EClarification on Arria 10 Design Security Featuresrsu_client failing to write to slot