Forum Discussion

Honored Contributor

9 years ago

ddr bi-directional with different input/output clocks

Greetings, I am wondering what the correct megafunctions/primitives are for implementing input/output dual-data-rate data lines for a DDR memory device. I'm on a Cyclone IV. Here are my require...

Altera_Forum

Honored Contributor

9 years ago

Turns out all I had to do was invert the DQS signal.

Forum Discussion

ddr bi-directional with different input/output clocks

Recent Discussions

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working

JTAG Chain Broken on Agilex 7-I Dev Kit