Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

DC offset removal using FPGA?

I am new to interface FPGAs with DSP concepts. I have ADCs and then i have deserializers after them to parallelize the data. So should i apply the DC removal after the deserializer or before it? ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

i have a question, the signal i have is such that at the start of the samples, i have some data i need to ignore, but somewhere in the middle i have the desired data which i need to analyze, does this give some information about what type of filter (bandpass, lowpass or highpass) to be used?