Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

DC offset removal using FPGA?

I am new to interface FPGAs with DSP concepts. I have ADCs and then i have deserializers after them to parallelize the data. So should i apply the DC removal after the deserializer or before it? ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

Thank you for the material, i will look into it in detail and will try doing some matlab testing. I think i will start up with some IIR filter. Will any type of IIR filter work fine?

--- Quote End ---

No, IIR filters will not just work fine.

If you are just starting to learn about filters. Learn about FIR first.

In MATLAB, there are z-transform analysis tools that will help you plot the poles and zeros of IIR filters. These plots must be used to confirm the stability of the quantized filter response. (Don't worry if these words are meaningless to you at the moment - but at least now you know what words to look for.).

Cheers,

Dave