DC Characteristics

hello all

LVDS io standard .

When the fpga io pin be configured as LVDS io standard and using these pins as output pins,what the singal level will be?

According the cyclone II handbook (5-10),the signal level will be Vod(200mv-600mv).

Thanks