Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

DAC (DAC5672) and ADC (AD9254) in VHDL

Hi, i have a project in which i need to create the VHDL code for a DAC (DAC5672) and an ADC (AD9254). It is part of a CDMA. The DAC must incorporate a 2's complement and the ADC must incorp...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

ok, so for the ADC, would this work ?

if(clk'event and clk ='1') then

adc_out(12 downto 0) <= analog_in(12 downto 0);

adc_out(13) <= not analog_in(13);

end if;

Now the MSB and the rest of the word are synchronised right ?

And for the DAC, would it be better to replace analog_signal directly with analog_out ?

Although i don't see how this will convert a digital signal to an analogue signal...