Forum Discussion

Honored Contributor

12 years ago

CycloneV's Altera PLL V13.1 simulation problem

Hi, I'm using Altera SOCkit (CycloneV) and generated altera pll v13.1 using quartus v13.1.0.162 web edition + latest patch. Now I'm trying to simulate the generated pll using modelsim but ...

Altera_Forum

Honored Contributor

12 years ago

To simulate PLLs, Modelsim time resolution must be changed from default 1 ns to 1 ps.

Forum Discussion

CycloneV's Altera PLL V13.1 simulation problem

Recent Discussions

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E