cyclone5 gt and ddrin 400 Mhz for adc acquisition

Hi to hall. I'm trying to connect an ADC (ads5263) to a FPGA (cyclone 5 GT dev board). The ADC has for each channel (4 channels in total) 2 lvds outputs and a bit clock of 400 MHz DDR. So w...