Altera_ForumHonored Contributor9 years agoCyclone V, HPS SPI routing to FPGA pins Hello everyone, I'm using the DE0-Nano Soc Board and tried to route the signals of the HPS SPI Master Peripheral to FPGA Pins. In Qsys i activated the SPI Master and set the pins to FPGA. In ...Show More
Altera_ForumHonored Contributor8 years agoJust had the same issue (w/ Q16.1) and that did the trick. Thanks for the heads-up on this.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts