Forum Discussion

New Contributor

5 years ago

Cyclone V E Development kit sdram parameters

Hello, I have a Cyclone V E Development kit. I want to set up Sdram for heavy nios II code. What is the parameters of sdram controller IP for Cyclone V E? Is there any sdram example for this kit?

NurAida_A_Intel

Frequent Contributor

5 years ago

Hi Sir,

Welcome to Intel Community.

As per my understanding, you are looking for design guideline or example design of the SDRAM controller. Please let me know if I understand this correctly.

If yes, you may refer to this EMIF handbook for the design guideline : https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/external-memory/emi_plan.pdf

Hope this helps.

Thanks

Regards,

Aida

Forum Discussion

Cyclone V E Development kit sdram parameters

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts