Forum Discussion
Altera_Forum
Honored Contributor
8 years agoCyclone V DDR3 package deskew
Dear folks, I'm currently designing a Cyclone V DDR3 Ram interface with a single component DDR3L using the hard memory controller. In EMIF handbook I find, that for clock < 933MHz no package de...
EEnam
New Contributor
7 years agoHi, I was wondering about lines length in the SODIMM flat mounted PCB connector. I think lines of this connector is different in length between sides, am i wrong? Do I need to deskew this difference on PCB traces too?