Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Cyclone V DDR3 package deskew

Dear folks, I'm currently designing a Cyclone V DDR3 Ram interface with a single component DDR3L using the hard memory controller. In EMIF handbook I find, that for clock < 933MHz no package de...