Cyclone IV: Pll input clk

Hello,

I need to know if it is possible to select as pll input a clk signal with a duty cycle different of 50%/50%. Could this imbalance influence the properly generation of pll outputs?

Thanks in advance.