Altera_ForumHonored Contributor13 years agocyclone IV pcie ip core access host memory problem Hi, I have a design with pcie ip core on qsys , and i use a pc(linux 32bits) to be host .now i want to achieve to use the ip access the pc memory through the txs signals . i connect the txs sla...Show More
Altera_ForumHonored Contributor10 years agoHi I like to know how to access atom processor memory(DDR) from Nios II via PCIe interface?
Recent DiscussionsCannot access SSLC portal for Questa LicenseWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal ModelAGMF039R47A1E2V Compact Thermal ModelSolved