Cyclone IV Gbps pure serializer design

I am looking for a reference design or relevant IP primitives to define a pure serializer that will play back cyclically a set of 128 to 256 bits stored in the on chip memory at the top speed of 2...