Altera_ForumHonored Contributor14 years agoCyclone IV Gbps pure serializer design I am looking for a reference design or relevant IP primitives to define a pure serializer that will play back cyclically a set of 128 to 256 bits stored in the on chip memory at the top speed of 2...Show More
Recent DiscussionsHPS DDR InterfaceeFUSE : Agilex F series and AGilex I series PCIe cardECCN and HTS code for 1SX110HN2F43E2VGAbout floating voltage of the Agilex 3 power on resetCyclone V SoC 5CSXC6 Series GXB Utilization and Limitations