Cyclone-IV FPGA as level translator ?

This will work. However, you should be aware that there will be some considerable tpd from the input to output (check with timing analysis), i.e. it will be slower than a dedicated level shifter. But for slow buses this approach will work.