Altera_ForumHonored Contributor17 years agoCyclone II: how to delay output to pin? Is there any way to delay the data output to a pin? I have tried all possible settings in Quartus II and the only way to delay (around 4ns) seems to be to use LCELLs. Also, i'm seeing that an input p...Show More
Altera_ForumHonored Contributor17 years agoThanks Brad. I will study your responses and see where it leads me.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information