Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorCyclone 4 deserialization, banks, pll
Dear Gurus; I have 1 Cyclone IV GX EP4CGX150(DF27C7) This Cyclone IV is connected to 6 x Cyclone III (C40F484) All of these 6 Cyclone IIIs will send 4 bit LVDS serialized input data ...
Altera_ForumHonored Contributor
Honored ContributorYes there will be slow clock and there will be a fast clock
With the fast clock => deserialization will be done With the slow clock => paralel data(N:0) will be latched for each slow cycle clock
