Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

current drive capability of cyclone II EP2C20F484C7 FPGA

This post is in continuation to my previous post on pll dedicated external clock output in cyclone ii ep2c20f484c7 fpga.

For driving 800*480 LCD, i need a maximum of 500 mA from 3.3 V supply. How much the mentioned FPGA can support at its maximum?.. Also please let me know the maximum per pin current capability that the FPGA can supply. I am new to these Altera FPGA's.

thanks in advance

praveen

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    18 years ago

    The 500 mA are not sourced from FPGA but from on-board voltage regulators. As starter board uses linear regulators, it may run hot with 500 mA load. (You should check if this a typical or a maximum current consumption). Maximum IO current load is specified in Cyclone II device manuals. Generally you have current capacity per pin for IO standards similar to logic devices and additional limits for pin groups at the FPGA, e. g. 100 mA sum for all pins related to an individual VCCIO pin.