Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

conver froms td_logic_vector to integer

hai every one i'm new to vhdl code and i got problem how to use decimal value instead of binary for example right_m<="1010001010"; left_m <="1011101110"; i want to conver...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

you can also try:

right_m<=conv_std_logic_vector(650,10);

left_m <=conv_std_logic_vector(750,10);

--- Quote End ---

If you use the vhdl 2008 compiler option in Quartus, then you can use the constructs:

right_m <= 10D"650";

left_m <= 10D"750";

In addition, you will want to use ieee.numeric_std.all as the previous post suggested. Best, James