Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Controlling Burst Mode in software

Hi. I have a verilog module that buffers a considerable amount of samples and when the buffer gets full id like to empty the buffer using a Nios processor for some computations. Using single IOR istr...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

I want the Nios processor to read my buffer in burst mode.

--- Quote End ---

As I mentioned in my previous response, the only way Nios can perform a burst transfer is through the data or code cache. If you enable the data cache in Nios and enable bursting for the cache and then if you access your component via a memory pointer, then Nios will read from your component using bursts. You need to specifically access the buffer through a memory pointer instead of using IORD or IOWR operations as IO operations will bypass the cache.