Constants in Verilog

Hi, I have a IP coded in verilog. The simulator used in Modelsim and Synthesizer is Quartus II. This IP is going to Stratix FPGA with other IP's. I am confused about the usage of 'define and ...