XQSHENOccasional Contributor3 years agoconfigurate altlvds_rx input port rx_syncclock for cyclone iv EP4CE22F17C7 The ip user guide, we can see input port rx_syncclock for this ip altlvds_rx. But I can not see anywhere from quartus prime 18.0.
AminT_IntelRegular Contributor3 years agoHello,Which version of Quartus and device do you use?Thank you.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolvedAvalon-ST configuration with Agilex 3 failsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredMAX10 DDR3 Timing